A new current feedback amplifier (CFA) based dual-input differentiator (DID) design with grounded capacitor is presented; its time constant (τ o ) is independently tunable by a single resistor. The proposed circuit yields a true DID function with ideal CFA devices. Analysis with nonideal devices having parasitic capacitance (C p ) shows extremely low but finite phase error (θ e ); suitable design θ e could be minimized significantly. The design is practically active-insensitive relative to port mismatch errors (ε) of the active element. An allpass phase shifter circuit implementation is derived with slight modification of the differentiator. Satisfactory experimental results had been verified on typical wave processing and phase-selective filter design applications.
Introduction
Differentiator and integrator functional blocks find a variety of applications in signal conditioning, wave processing and shaping, as process controller, phase compensator, and as pre-emphasis unit in radio engineering [1] . A high-quality (q) differentiator with true differential input capability is useful for enhanced signal handling characteristics. The literature shows a number of single-input differentiator circuit design schemes using various types of active building blocks, such as voltage operational amplifier (VOA) [2] - [4] , current conveyor [5] and CFA [6] - [9] .
A new grounded capacitor single resistor tunable true dual-input differentiator design using the CFA-844 building block is presented in this work. The CFA device is essentially a current mode element with improved features compared to the ubiquitous VOA [10] - [12] . The CFA provides unity current gain whereby both voltage-source and current-source output nodes are available such that cascadability for either type of signals is readily realizable. Other versatile properties [12] - [14] of the device relative to analog signal processing functional design, are improved slew-rate, accuracy and effective bandwidth that is nearly gain-independent. Since such a design is not yet reported, it therefore appears appropriate to propose a true dual-input high-q differentiator circuit design based on the CFA device-leading to the motivation of this research work.
Analysis is carried out with both ideal and nonideal models of the device wherein the effects of the finite errors ( ) 1 ε  in port transfer ratios and parasitic shunt r p C p arms appearing at the current source z-node are examined. As per databook [15] , typical values of these shunt components are in the range of 2 M 5 M p r Ω ≤ ≤ Ω and 3 pF 6 pF
Albeit effects of ε are seen to be insignificant that of the parasitics introduce finite phase error ( ) e θ which tend to limit the higher side of the usable frequency range. By appropriate design of nominal passive components, the phase error could be minimized without affecting the single tunability feature. The nominal values of circuit resistors are chosen in KΩ range such that their ratios relative to p r are extremely small, and hence may be neglected. The practical performance of the proposed DID had been verified satisfactorily with both PSPICE Macromodel [16] simulation and by hardware tests.
Analysis and Design
The CFA based proposed DID topology is shown in Figure 1 . The nodal relations of the AD-844 CFA element is , ,
where α, β and δ denote the port transfer ratios. These are usually expressed by some small error ( )
For an ideal device these errors vanish leading to unity transfer ratios. We now present the analysis of the DID circuit assuming 0 ε ≠ ; the voltage transfer relation is
and assuming ideal devices, we get the transfer from Equation (1) as
Note that no component matching constraint is needed to derive the transfer function in Equation (2) 
Also the noninverting input signal is slightly reduced by the factor ( ) [17] indicates that error magnitudes are quite low in a typical range of 0.01 0.04 ε ≤ ≤ , i.e., hence V 1 input signal degeneration is negligible. The active sensitivity is
Effects of Parasitic Components
Re-examination of the circuit in Figure 1 , assuming finite parasitic shuntp p r C components at current source z-nodes of the CFAs, yields the following normalized transfer function 
Equation (6) may be simplified to obtain a practical value of q after assuming 1 u  and 1 2 ;
The proposed DID therefore offers high-quality feature within a stipulated frequencyrange and the design is practically active-insensitive to port errors (ε).
Design Application
As an application of the differentiator, we now present the design of a first order allpass (AP) function realization. The differentiator circuit is slightly modified to derive the AP filter as shown in Figure 2 ; analysis shows constant gain-magnitude (H o ) with variable phase (ψ), given by ( ) ( ) ( )
where RC τ = and gain hence the phase components of numerator and denominator polynomials in Equation (9) The phase response is therefore tunable in the nominal range and is seen to be practically unaffected by 1,2 p C . The flat-gain is slightly attenuated at higher frequencies due to the parasitic pole at 2 p ω which may extend upto about 20 MHz as discussed in the earlier section.
Experimental Results
Practical responses of both the DID and phase-selective AP filter had been measured using hardware circuit design employing readily available AD-844 type CFA device, and by PSPICE macromodel simulation; these are shown in Figure 3 . The DID is tested in time-domain by applying equal but antiphase triangular-wave input signals while its phase-response is observed in frequency-domain, so as to measure e θ at appropriately chosen values of CR o ; these are shown in Figure 3(a) and Figure 3(b) . The common mode characteristics of the DID is observed by applying equal amplitude sinusoid inputs while the CMRR had been measured experimentally as equal to 55 dB at 100 KHz and 48 dB at 1 MHz; deviation of the CMRR at higher end of frequency is owing to the noise accentuation property [1] [18] of differentiation function. Measured test response of the AP filter in Figure 3 (c) indicates a phase deviation of 1.8 e ψ ≈  only at the select frequency of 500 KHz. Next error estimation is carried out on the magnitude response of the DID for triangular to square wave conversion; these are listed in Table 1 below which shows error on measured output voltage as 5% e V ≤ with o τ being independently tuned by o R . Anti-phase triangular wave input signals V 1 = −V 2 = 2 volt(pp) at 1 MHz with k = 1. 
Conclusion

